Cart (Loading....) | Create Account
Close category search window
 

An integrated CAD environment for design of testable VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bhawmik, S. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kharagpur, India ; Halder, T.K. ; Palchaudhuri, P.

The authors describe how the VLSI design process can be integrated under the object-oriented programming (OOP) paradigm with special emphasis on the design for testability (DFT) discipline. Such a design environment built around OOP can reduce the design turn-around time considerably while ensuring efficient management of vast and diverse design information. The various methods associated with the DFT object are being developed and interfaced to the VLSI circuit object system hierarchy by utilizing the facilities provided by the COPE language.<>

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 June 1988

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.