By Topic

Parallel design verification using standard hardware and sequential software

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A novel algorithm for parallel design verification is described. Its data model is that of the data flow computer and is based on the partitioning of the design verification cycle into independent tasks that can be run concurrently. The significance of this methodology is that, unlike other concepts that cannot use the existing sequential code and can only run on an expensive special-purpose hardware, the proposed approach does not require any code development and can be accommodated by a standard Unix distributed network or a multiprocessor. The author presents experimental results for performing 52 design rule checks on 1.3 million polygons (12 layers) on both a multiprocessor configuration and a distributed network

Published in:

Computer Systems and Software Engineering, 1991. Proceedings., Fifth Israel Conference on

Date of Conference:

28-29 May 1991