By Topic

Automated and energy-efficient co-synthesis for distributed embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mohsen, A. ; Dept. of Commun. Syst. & Comput. Networks, Erlangen-Nurnberg Univ., Erlangen, Germany ; Hofmann, R.

This paper presents an automated system-level co-design tool for hard real-time distributed embedded systems. The tool generates energy-efficient implementation alternatives from a high-level system description. The obtained implementation alternatives span the whole Pareto-optimal front and hence offer the designer enough freedom in choosing a design alternative based on market requirements. Energy-efficient computing is achieved by applying voltage scaling (VS) to exploit slack periods in the system based on a global view of energy profiles of all tasks and their mappings. The co-synthesis process is enhanced in this paper by an extra allocation refinement step to prevent unnecessary energy dissipation and to enhance the efficiency of VS schemes. The time schedule of tasks is also optimized to maximize the energy reduction achieved by apply VS.

Published in:

Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on  (Volume:2 )

Date of Conference:

14-15 July 2005