By Topic

An improved high performance CMOS second generation current conveyor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bensalem, S. ; Lab. de L''Electronique et des Technol. de l''Information, Sfax Nat. Eng. Sch., Tunisia ; Fakhfakh, M. ; Loulou, M. ; Masmoudi, N.

This paper deals with optimally sizing CMOS current conveyors. Both static and dynamic performances are improved. Current conveyor performances are improved thanks to an objective function which minimizes Rx input resistance, noise effects and occupied area. Also, it maximizes Ry, Rz output resistances and both voltage and current bandwidths. The ameliorated optimized structure presents very good performances: 2.6GHz and 3.9 GHz as current and voltage band width respectively and 18Ω as Rx input port resistance value. PSPICE software simulation results are presented showing obtained results.

Published in:

Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium on  (Volume:2 )

Date of Conference:

14-15 July 2005