By Topic

Analog and mixed-mode design using sub-micron technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
K. Martin ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada

Summary form only given. The rules are changing for highly integrated analog circuit design in modern sub-micron technologies. In modern technologies, the analog circuits are usually realized using thick-oxide options with older generation transistors. This makes it difficult to increase the speeds or lower the power or area for the analog circuits. In addition, the mask and processing costs are sky-rocketing, which makes iterating a couple of times to get analog circuits working not an option. What is one to do? High-precision analog and mixed-mode design using CMOS technologies, with minimum dimensions of 0.13μm, 0.09μm, and smaller, is increasingly difficult primarily due to technology (that is transistor and component) imperfections and to reduced voltage head-room limitations. First, typical sub-micron CMOS technologies, and their limitations, as they relate to analog and mixed mode design are described. Next circuit and design methodologies and practices suitable for sub-micron technologies which attempt to circumvent many of the limitations are presented. Finally, reliability issues are discussed, and a number of issues and considerations specific to analog design using sub-micron technologies are discussed.

Published in:

International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005.  (Volume:2 )

Date of Conference:

14-15 July 2005