By Topic

Multiple integration method for a high signal-to-noise ratio readout integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sang Gu Kang ; Dept. of Electr. Eng. & Comput. Sci., KAIST, Daejeon, South Korea ; Doo Hyung Woo ; Hee Chul Lee

A multiple integration method is reported that greatly improves the signal-to-noise ratio (SNR) for applications with a high-resolution infrared (IR) focal plane array. The signal from each pixel is repeatedly sampled into an integration capacitor and then output and summed into an outside memory that continues for n read cycles during each period of a frame. This method increases the effective capacity of the charge integration and improves sensitivity. Because a low-noise function block and high-speed operation of the readout circuit is required, a new concept is proposed that enables the readout circuit to perform digitization by a voltage skimming method. The readout circuit was fabricated using a 0.6-μm CMOS process for a 64×64 midwavelength IR HgCdTe detector array. The readout circuit effectively increases the charge storage capacity to 2.4×108 electrons and then provides a greatly improved SNR by a factor of approximately 3.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:52 ,  Issue: 9 )