By Topic

A novel structure for real-time digital sample-rate converters with finite precision error analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Park, S. ; Motorola Inc., Austin, TX, USA ; Hillman, G. ; Robles, R.

A real-time implementation of a sampling rate conversion technique between two arbitrarily chosen sampling rates is discussed. A method to generate fractionally sampled data from discrete-domain (integer) data samples is analyzed and implemented on the Motorola DSP56001 24-bit digital signal processor. This real-time implementation can be accomplished with a DSP56001 and 5k of data memory. As an example, the conversion from 44.1 kHz (compact disc sampling rate) to 48 kHz (digital audio tape sampling rate) is discussed. The assembly code for the main routine and the filtering method to generate interpolated samples are included

Published in:

Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on

Date of Conference:

14-17 Apr 1991