By Topic

Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vasudevan, V. ; Dept. of Electr. Eng., Indian Inst. of Technol., Chennai, India

In this paper, we analyze the effect of jitter in track and hold circuits. The output spectrum is obtained in terms of the system function of the track and hold. It is a fairly general model in which the effect of input as well as clock jitter can be included. The clock can have an arbitrary duty cycle, so that the circuit could also approximate a sample and hold. Using this model, it is possible to simulate the effects of jitter in a track and hold using a standard circuit simulator. Three cases are analyzed - long term jitter, correlated jitter with exponential autocorrelation and white noise jitter. These results are verified using Monte Carlo simulations.

Published in:

Design Automation Conference, 2005. Proceedings. 42nd

Date of Conference:

13-17 June 2005