By Topic

Performance analysis of a CBIR system on shared-memory systems and heterogeneous clusters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Robles, O.D. ; Dpto. de Informatica, Estadistica y Telematica, U. Rey Juan Carlos, Madrid, Spain ; Bosque, J.L. ; Pastor, L. ; Rodriguez, A.

This paper presents a parallel implementation of a CBIR system which has been designed for several multiprocessor architectures. The paradigm that best fits the problem's needs is a farm based solution: a master process distributes the work load among the slave processes, and when they have finished, the master collects the partial results computed on each slave process. The multiprocessors used in the tests are a shared memory machine with eight processors - a Silicon Graphics Origin 2000 - and a cluster with 16 PC. In order to evaluate both architectures, the experimental results have been collected under several configurations, considering dynamic load balancing for the cluster based implementation. This paper analyzes the performance achieved by the different setups from the viewpoints of speed, price and scalability, presenting the conclusions that can be extracted from the results' comparison.

Published in:

Computer Architecture for Machine Perception, 2005. CAMP 2005. Proceedings. Seventh International Workshop on

Date of Conference:

4-6 July 2005