By Topic

On a new topology for the transconductance feedback amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Maundy, B. ; Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada ; Gift, S.J.G. ; Sarkar, A.

A new topology for a transconductance feedback amplifier (TFA) is presented in this paper. The topology offers the advantage that it is capable of realizing the negative of the standard inverting gain expression. That is, gains of the form +R2/R1. We will also show that it can realize the standard inverting and noninverting gains, all the while maintaining near constant bandwidth in each configuration as gain is varied. This first feature makes the proposed topology attractive for filtering applications since the TFA can function as an integrator, thereby allowing this amplifier to realize positive and negative lossless integrators. The proposed amplifier can also generate the logarithm of an input in the first and fourth quadrants, unlike previous TFA configurations. The proposed amplifier was verified experimentally for different gain configurations, integration and logarithmic capabilities by a chip designed using TSMC's 0.18-μm CMOS process of a single ended power supply of 1.8 V. The chip occupied an area of 752.6 μm by 581.2 μm and contained the proposed amplifier and a conventional TFA for comparison purposes. A bandwidth of 15 MHz was observed for the proposed TFA in the unity gain (±1) configuration.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:52 ,  Issue: 9 )