By Topic

Dedicated DSP architecture synthesis using the MARS design system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ching-Yi Wang ; Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA ; Parhi, K.K.

Methodologies are addressed for high-level synthesis of dedicated digital signal processing (DSP) architectures using the Minnesota Architecture Synthesis (MARS) design system. The MARS system is capable of exploring a wide design space because the authors' synthesis algorithms can accommodate multiple implementation styles. Algorithms are given for concurrent scheduling and resource allocation for systematic synthesis of DSP architectures. The algorithms exploit inter-iteration and intra-iteration precedence constraints, and produce as good or better results than those published. Synthesis is accommodated with multiple implementation styles to reduce overall hardware costs; systematic synthesis of such architectures has not been explored so far. To improve the quality of the final schedule, the algorithm utilizes implicit retiming and pipelining of the data flow graph

Published in:

Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on

Date of Conference:

14-17 Apr 1991