By Topic

A highly-parallel single-chip DSP architecture for video signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yamauchi, Hironori ; NTT LSI Lab., Kanawaga, Japan ; Tashiro, Y. ; Minami, T. ; Suzuki, Y.

The architecture of a newly developed highly parallel pipeline DSP that achieves over 300 MOPS/LSI programming capability is presented. This programmable single-chip DSP is designed for application to a variety of different single-board moving image codecs, which require a DSP with roughly 10 times the power of conventional single pipeline unit architecture DSPs. Assuming 0.8-μm CMOS technology, a single-chip DSP architecture integrating four sets of pipeline processing units was extensively studied. The DSP configuration and noble techniques enabling efficient operation of plural pipeline processing units are described. Evaluation of the performance of the DSP is also presented

Published in:

Acoustics, Speech, and Signal Processing, 1991. ICASSP-91., 1991 International Conference on

Date of Conference:

14-17 Apr 1991