By Topic

An efficient architecture of deblocking filter in H.264/AVC for real-time video processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yo-Han Lim ; Graduate Sch. of Inf. & Commun., Hanyang Univ., Seoul ; Kyeong-Yuk Min ; Jong-Wha Chong

This paper proposes efficient hardware architecture to accelerate the deblocking filter for H. 264/JVT/AVC. Deblocking filter operations could be fulfilled for real-time with high clock frequency in the previous method, because loading, storing and filtering operations are processed on different cycles. This paper proposes a new architecture that executes loading/storing operations and filtering operations concurrently. The experimental result shows that the proposed architecture can save 38% of the total consuming cycle compared to the conventional method, and the new architecture makes the deblocking filter operation with the possibility of real time

Published in:

ELMAR, 2005. 47th International Symposium

Date of Conference:

8-10 June 2005