Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

VLSI design of Ethernet CSMA/CD physical layer in HUB based on FSM/VHDL and its simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ming Qian ; Sch. of Electron. & Inf. Eng., Soochow Univ., Suzhou, China ; Qiu-ping Huang ; Wen-shi Li

In this paper, the physical layer of Ethernet CSMA/CD of HUB was designed with VHDL. The protocol of physical sub-layer of CSMA/CD was analyzed and the control circuits in HUB were designed with finite state machine (FSM). The whole system included port-controller, arbiter, clocks MUX, FIFO, core-controller and symbol generation and MUX. The functions of CSMA/CD were realized mainly by port-controller. Some parts of source programs were given out. The design was simulated in MAX+PLUS II tools under the clock frequency of 25 MHz. The simulated results demonstrate that the functions of physical sub-layer of CSMA/CD are realized.

Published in:

VLSI Design and Video Technology, 2005. Proceedings of 2005 IEEE International Workshop on

Date of Conference:

28-30 May 2005