By Topic

A yield-aware modeling methodology for nano-scaled SRAM designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In this paper, a modeling methodology to maximize the yield of a SRAM memory array is presented. The method is robust to process variations. Calibrated models for the distributions of performance parameters are used to predict the sensitivity of the design performance to variability. The calibration and the verification of the prediction are based on 130nm devices. Projection to future nano-scaled technology nodes indicates that further scaling requires good modeling of the parametric variations to overcome poor yield, unless the variations can be better controlled.

Published in:

Integrated Circuit Design and Technology, 2005. ICICDT 2005. 2005 International Conference on

Date of Conference:

9-11 May 2005