Referenced Items are not available for this document.
Dual on-chip 512-KB unified second level (L2) caches for an UltraSparc processor are implemented using 0.13-μm technology. Each 512-KB unit is implemented using 34 million transistors to achieve 1.4 GHz and 2.6 W at 1.3 V and 85°C. This fully integrated subsystem is composed of conventional data and tag SRAMs along with datapaths, controller, and test engines. The unit achieves one of the shortest on-chip L2 cache latencies reported for 64-bit microprocessors, with a data latency of only four cycles including ECC correction for 128-bit data. In addition, balanced custom and automated design methodologies are used to achieve the aggressive design cycle. Architectural and physical design solutions to build this integrated short latency L2 cache are discussed.
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:40
,
Issue:
9
)
Date of Publication: Sept. 2005
- Page(s):
- 1815 - 1820
- ISSN :
- 0018-9200
- INSPEC Accession Number:
- 8560016
- Digital Object Identifier :
- 10.1109/JSSC.2005.852165
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 29 August 2005
- Issue Date :
- Sept. 2005
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
