By Topic

A surface potential model for predicting substrate noise coupling in integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kristiansson, S. ; Dept. of Microtechnol. & Nanosci., Chalmers Univ. of Technol., Goteborg, Sweden ; Ingvarson, F. ; Kagganti, S.P. ; Simic, N.
more authors

Caution must be taken when designing circuits so that noise injected to and transmitted through the substrate does not reach and degrade the performance of sensitive circuitry present on the chip. In this paper we present a simple analytic substrate model for evaluating substrate noise coupling. The model can handle an arbitrary number of aggressor and victim devices on a multi-layered substrate with either biased or floating backside. The model has been validated by finite element calculations and measurements on test structures manufactured in a 0.35 μm CMOS process, and it is shown that the model gives an accurate description of the substrate noise coupling. For example, the noise suppressing properties of guard rings have been evaluated.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 9 )