Cart (Loading....) | Create Account
Close category search window

A multilevel sensing and program verifying scheme for Bi-NAND flash memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chiu-Chiao Chung ; Dept. of Electr. Eng., National Chung-Hsing Univ., Taichung, Taiwan ; Hongchin Lin ; You-Min Shen ; Yen-Tai Lin

A multi-level sensing and program verifying circuit is proposed for Bi-NAND type flash memories. The sensing circuit utilizes the advanced cross-coupled sense amplifier to achieve excellent immunity against mismatch effect, and reduce power consumption. The program-verifying scheme with dichotomous architecture simplifies the verifying circuit and speeds up verification process for multi-level cell arrays.

Published in:

VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT). 2005 IEEE VLSI-TSA International Symposium on

Date of Conference:

27-29 April 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.