By Topic

A highly scalable opposite side floating-gate flash memory cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xinnan Lin ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., China ; Chan, M.

In this paper, a Flash memory structure with the floating-gate at the opposite side of conduction channel (refer as OSFG-Flash) is proposed and demonstrated by two-dimensional (2-D) simulation. With the decoupling of the read oxide and tunneling oxide, very thin read oxide can be used to suppress short channel effect while a thick back-tunneling oxide around 10 nm can be used to provide sufficient charge retention time. Excellent scalability of the memory cell is demonstrated through a 2-D simulator down to 50 nm.

Published in:

Electron Devices, IEEE Transactions on  (Volume:52 ,  Issue: 9 )