By Topic

Advanced simulation technology and its application in memory design and verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. McGaughy ; Cadence Design Syst., San Jose, CA, USA ; S. Wuensche ; K. K. Hung

The simulation of memory circuits has been a challenge for analog simulators due to the requirement of handling high capacity and providing SPICE-like accuracy at the same time. New hierarchical isomorphic simulation technology was developed enabling the accurate simulation of nearly unlimited memory designs without performance penalty. The main technology concept is the compression of memory and computation for isomorphic subcircuits, which eliminates the need for cutting down designs to fit them into conventional simulation tools. With the arrival of nanometer technology the analysis of parasitic effects has become critical in verifying design functionality, timings, and power. This requires simulation tools not only to handle very large memories but also to analyze the effect of hundreds of million of parasitic elements. Several postlayout simulation flows are discussed and state-of-the-art RC reduction technology is introduced.

Published in:

2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)

Date of Conference:

5-5 Aug. 2005