Design methodology of a low power high speed CMOS ADC

This paper presents the design of a very low-power and high-speed, with a 70-75 MS/s 8b, CMOS analog to digital converter (ADC). The design equations are solved to achieve the complete architecture of the ADC. The maximum sampling speed achieved is 75 MHz at an analog power supply of 2.5 V. Total power consumption at full speed is 24.8 mW. The ADC is implemented using 0.35 /spl mu/m MOSIS BSIM3 model.