By Topic

An efficient algorithm to reduce test power consumption by scan cell and scan vector reordering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Reddy, K.V.A. ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., India ; Chattopadahyay, S.

It is well known that excessive switching activity during scan testing can cause average power and peak power dissipation during test to be much higher than the normal mode operation. This obviously can cause damage to the circuit under test (CUT). One of the, major testing techniques of sequential circuits is scan testing. In this paper we present an approach to reduce power dissipation by suitably ordering the scan cells and the scan vectors. It is shown here that by carefully selecting the scan order and the vector order we can reduce significantly the number of transitions. Experiments show a reduction in transitions by as much as 25% for ISCAS'89 benchmark circuits.

Published in:

India Annual Conference, 2004. Proceedings of the IEEE INDICON 2004. First

Date of Conference:

20-22 Dec. 2004