Cart (Loading....) | Create Account
Close category search window
 

A partition based methodology for simulation acceleration of digital VLSI circuits using FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Abu Zar Hashmi ; Dept. of Electr. Eng., IIT, Kharagpur, India ; Biswas, S. ; Pal, D.R. ; Mukhopadhyay, S.

With rise in sophistication of digital VSLI designs, chips are being fabricated with millions of transistors involving large RTL codes. This leads to numerous problems in verification of the design because of the dramatic increase in the simulation run time. Therefore, software verification of large ASICs and system-on-chip are not preferred. Simulation assisted by special hardware and tools are gathering wide spread acceptance. The latest generation of FPGAs offers compelling platforms for hardware acceleration of computationally intensive software algorithms. The current work deals with simulation acceleration through circuit partitioning and FPGA based prototyping. The scheme has been verified on ISCAS'89 benchmark circuits.

Published in:

India Annual Conference, 2004. Proceedings of the IEEE INDICON 2004. First

Date of Conference:

20-22 Dec. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.