By Topic

Post-CMOS process for high-aspect-ratio monolithically integrated single crystal silicon microstructures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yong Zhu ; Nat. Key Lab. of Nano-Micro Fabrication Technol., Peking Univ., Beijing, China ; Guizhen Yan ; Jie Fan ; Xuesong Liu
more authors

A novel modular fabrication process for bulk integrated single-crystal-silicon microstructures designed and manufactured in a post-CMOS process is presented in this paper, which can increase the accuracy and reliability of MEMS sensors as well as lower the fabricating cost. The process involves the conventional CMOS circuit formation, the electrical isolation trench etching and refilling, backside silicon etching, interconnection formation, and structure releasing. The performance of integrated Schottky diodes was tested to have reverse leakage of 10-7A, and breakdown voltage of 57V. A new method for fabricating void-free isolation trenches is also developed. The resistance of void-free isolation trench is more than 1012Ω. The influence of LPCVD high temperature on the doping distribution is simulated.

Published in:

Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS '05. The 13th International Conference on  (Volume:2 )

Date of Conference:

5-9 June 2005