Cart (Loading....) | Create Account
Close category search window

A versatile memory-interface architecture for enhancing performance of video applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mohanarajah Sinnathamby ; Dept. of Electr. & Comput. Eng., Queen''s Univ., Canada ; Manjikian, N.

This paper proposes a versatile memory-interface architecture that, through a mode switch, uses a two-dimensional array of DRAM banks for both general-purpose data storage and picture (or video) data storage. Additionally, in picture mode, the architecture supports both linear and block access of video pixel data. An efficient mapping scheme that maps video pixel data into the memory bank array to hide DRAM row activation latency is also proposed. The proposed memory-interface architecture is suitable for embedded memory in system-on-chip applications or for enhancement of commodity DRAM chips.

Published in:

IEEE-NEWCAS Conference, 2005. The 3rd International

Date of Conference:

19-22 June 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.