By Topic

A novel architecture of a re-configurable parallel DSP processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
P. Sinha ; Dept. of Electr. Eng., Windsor Univ., Ont., Canada ; A. Sinha ; D. Basu

High performance, flexibility and low power consumption are the most important issues in the current DSP architectures. While the fastest programmable DSP processors are unable to meet the speed requirements of many advanced signal/image processing applications, the ASICS are not always suitable because of their inflexibility. Recently, dynamically re-configurable FPGAs have emerged as high performance flexible programmable hardware to execute highly parallel, computationally intensive functions of image and signal processing applications. However, since the FPGAs are not optimised for any particular application, they can not offer highest possible performance at lowest silicon cost for a given signal processing application. This paper addresses these issues by introducing a novel re-conflgurable parallel DSP processor which eliminates the drawbacks of the FPGAs and ASICs and offers a balance between flexibility, reconfiguration latency and performance.

Published in:

The 3rd International IEEE-NEWCAS Conference, 2005.

Date of Conference:

19-22 June 2005