Cart (Loading....) | Create Account
Close category search window
 

A 200 MSPS 10-bit pipelined ADC using digital calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Morin, D. ; Dept. of Elec. Eng., Ecole Polytechnique de Montreal, Que., Canada ; Savaria, Y. ; Sawan, M.

We present in this paper the design and implementation of a 10-bit, 200 Mega samples per second (MSPS) pipelined and digitally calibrated analog-to-digital converter (ADC). The proposed ADC is based on simple topologies of analog building blocks to reach the high sampling rate. On the other hand, the achieved combination of resolution and performances are due to digital calibration, which allows compensating the nonlinearity introduced by the simplified architectures of analog circuits. This ADC was designed and implemented using CMOS 0.18μm technology.

Published in:

IEEE-NEWCAS Conference, 2005. The 3rd International

Date of Conference:

19-22 June 2005

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.