Study of N-channel MOSFETs with an enclosed-gate layout in a 0.18 /spl mu/m CMOS technology | IEEE Journals & Magazine | IEEE Xplore