A 256MB synchronous-burst DDR SRAM with hierarchical bit-line architecture for mobile applications

A 256MB synchronous-burst DDR SRAM with hierarchical bit-line architecture for mobile applications | IEEE Conference Publication | IEEE Xplore