By Topic

An area and time efficient collapsed modified CORDIC DDFS architecture for high rate digital receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zaidi, T. ; Center for Adv. Studies in Eng., Islamabad, Pakistan ; Chaudry, Q. ; Khan, S.A.

This paper presents a novel technique for DDFS based on proposed collapsed modified CORDIC algorithm. The design based on this technique is highly area and power efficient and is capable of computing cosine and sine values in a single cycle at high clock rate. The design presented in this paper is part of a high rate communication system and is mapped on Xilinx Virtex 2 series FPGA XC2V6000. It synthesized at 100 MHz without any pipelining and 175 MHz with single stage pipeline.

Published in:

Multitopic Conference, 2004. Proceedings of INMIC 2004. 8th International

Date of Conference:

24-26 Dec. 2004