Cart (Loading....) | Create Account
Close category search window

Design and realisation of a new hardware efficient IP core for the 1-D discrete Fourier transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chien, C.-D. ; Dept. of Comput. Sci. & Inf. Eng., Nat. Chung Cheng Univ., Taiwan, Taiwan ; Lin, C.-C. ; Yang, C.-H. ; Guo, J.-I.

The authors present a new hardware efficient design approach and the associated intellectual property (IP) core design for a one-dimensional (1-D) discrete Fourier transform (DFT). They optimise the proposed DFT design, at both the algorithmic and architectural levels, to provide low hardware cost. At the algorithmic level, first a radix-2c algorithm is used to split a 1-D length-N DFT into multiple 1-D length-N/2c DFTs to facilitate computation sharing between parallel DFT outputs. Then, the length-N/2c DFT is formulated into cyclic convolution form to facilitate the reduction of hardware cost. By applying a word-level sharing technique to explore the symmetries of DFT coefficients, four parallel outputs are obtained simultaneously for each length-N/2c DFT. At the architectural level, the design is implemented with a filter-based architecture that can be optimised by bit-level sub-expression sharing. This facilitates the efficient implementation of multiple complex constant multiplications through shifting and addition operations. Compared with some existing designs, the proposed DFT design has lower hardware cost and better timing performance. Moreover, to facilitate design exploration of system integrators using the system-on-chip (SoC) design, the proposed DFT design is realised in soft core format possessing the flexibility of parameter configurations through a graphic user interface (GUI), signal-to-noise (SNR) calculation on the proposed DFT design with finite wordlength effects, and automatic generation of synthesisable VERILOG codes, synthesis scripts, and testbenches. Using the proposed DFT IP design environment, the system integrators can easily generate the desired DFT/IDFT IP core to meet different SoC applications that encapsulate the DFT/IDFT design. An example of the multimedia applications, artificial reverberation on MPEG audio, of the proposed DFT/IDFT IP core is introduced.

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:152 ,  Issue: 3 )

Date of Publication:

3 June 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.