By Topic

Architecture of a new ASIC data communication circuit intended for the ISO levels 3, 4, 5: network, transport and session

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

The functional specification and the architecture of the MC3 chip are described. Specific advanced aspects of this work concern at first the main target: a novel application-specific integrated circuit (ASIC) data communication circuit intended for the high-level ISO protocols network, transport, and session. Secondly, they concern the functional requirements of the target circuit: it must run each announced level or a subset of the 3 levels; with each hypothesis are given an upper bound for the number of authorized connections, and a lower bound for the corresponding throughput. Emphasis is placed on the definition of the MC3 chip architecture, its external interface and the embedded systems architecture in which the chip will operate. It is also shown how the validation of the whole defined architecture is carried out: by implementing a high-level simulation on a multi-Transputer-based machine and by logical simulation.<>

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 June 1988