Cart (Loading....) | Create Account
Close category search window

Monolithic integration of trench vertical DMOS (VDMOS) power transistors into a BCD process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dyer, T. ; National Semicond. (UK) Ltd., Greenock, UK ; McGinty, J. ; Strachan, A. ; Bulucea, C.

The monolithic integration of trench vertical DMOS (VDMOS) n-channel transistors into an IC BCD process is reported for the first time. The integration scheme for the trench VDMOS module is discussed and silicon results are compared with TCAD simulations. For a 50-V device, the integrated trench device is shown to offer at least a factor-of-two RDS(ON) × area advantage over its planar counterpart. An RDS(ON) × area value of 80 mΩmm2 is achieved for the integrated trench VDMOS using a minimum feature size of 1 μm.

Published in:

Power Semiconductor Devices and ICs, 2005. Proceedings. ISPSD '05. The 17th International Symposium on

Date of Conference:

23-26 May 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.