System Maintenance Notice:
Single article purchases and IEEE account management are currently unavailable. We apologize for the inconvenience.
By Topic

A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
9 Author(s)
Okaniwa, Y. ; Dept. of Electron. & Electr. Eng., Keio Univ., Kanagawa, Japan ; Tamura, Hirotaka ; Kibune, M. ; Yamazaki, D.
more authors

A differential comparator that can sample 40-Gb/s signals and that operates off a single 1.2-V supply was designed and fabricated in 0.11-μm standard CMOS technology. It consists of a front-end sampler, a regenerative stage, and a clocked amplifier to provide a small aperture time and a high toggle rate. The clocked amplifier employs a bandwidth modulation technique that switches the feedback gain to reduce the reset time while keeping the effective gain high. We confirmed that the comparator receives a 40-Gb/s data stream at a toggle rate of 10 GHz with bit error rate less than 10-12 by laboratory measurements.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 8 )