By Topic

Orthogonal chip mount - A 3D hybrid wafer scale integration technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Malhi, S.D.S. ; Texas Instruments Inc., Dallas, TX ; Davis, H.E. ; Stierman, R.J. ; Bean, K.E.
more authors

In the last decade, device scaling in the integrated circuit technology has permitted a drastic improvement in the density of electronic systems. This trend will continue in the next decade. However, submicron feature sizes involved will demand escalating investment in manufacturing equipment and facilities. MOS technology will also reach its fundamental scaling limit at around 0.2 µm. At this time it is necessary that alternative schemes of system density improvement, which are more cost-effective, be explored. Three-dimensional (3D) hybrid wafer scale integration technologies offer this possibility. Such a novel approach, called Orthogonal Chip Mount (OCM), is introduced and described in this paper.

Published in:

Electron Devices Meeting, 1987 International  (Volume:33 )

Date of Conference: