Referenced Items are not available for this document.
The authors describe the FSPU, which is a single-chip 22-bit signal and speech processor. The FSPU is based on a novel processing unit that achieves very high computation throughputs, while using floating-point arithmetic to achieve wide dynamic range and high precision. The developed architecture is intended to go beyond the limits of the standard general-purpose digital signal-processing implementations and to make floating-point signal processing more attractive. Testability, control flexibility, and area were strongly emphasized. A 3-μm CMOS prototype has been realized
Published in:
Circuits and Systems, 1988., IEEE International Symposium on
Date of Conference: 7-9 Jun 1988
- Page(s):
- 65 - 68 vol.1
- Meeting Date :
- 07 Jun 1988-09 Jun 1988
- INSPEC Accession Number:
- 3326990
- Conference Location :
- Espoo
- Digital Object Identifier :
- 10.1109/ISCAS.1988.14869
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
