By Topic

A high-speed 22-bit floating-point digital signal processor: the FSPU

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yernaux, B. ; Lab. de Microelectron., Univ. Catholique de Louvain, Belgium ; Jespers, P.G.A.

The authors describe the FSPU, which is a single-chip 22-bit signal and speech processor. The FSPU is based on a novel processing unit that achieves very high computation throughputs, while using floating-point arithmetic to achieve wide dynamic range and high precision. The developed architecture is intended to go beyond the limits of the standard general-purpose digital signal-processing implementations and to make floating-point signal processing more attractive. Testability, control flexibility, and area were strongly emphasized. A 3-μm CMOS prototype has been realized

Published in:

Circuits and Systems, 1988., IEEE International Symposium on

Date of Conference:

7-9 Jun 1988