By Topic

A sub-200 picosecond GaAs sample-and-hold circuit for a multi-gigasample/second integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Swierkowski, S. ; Lawrence Livermore National Laboratory, Livermore, California ; Mayeda, K. ; Cooper, Greg ; McConaghy, C.

We report initial results on a digital/analog, 1-micron gate GaAs MESFET IC whose purpose is to record with bandwidths exceeding 1 GHz nonrepetitive analog transient waveforms of a few nanoseconds duration. Specialized buffered-fet logic digital circuits with Tpdas low as 70 psec generate a pulse burst that strobe a series of 20 linear gate sample-and-hold circuits. These 3-gate MESFET sampling circuits have demonstrated sampling apertures of less than 200 psec, without pretriggering required. Backgating effects on the circuit design and performance and high speed techniques are reviewed. Earlier work (1) on this scheme has been extended from 1nsec step inputs to 100 psec and variable biasing in the linear gate circuit has been added.

Published in:

Electron Devices Meeting, 1985 International  (Volume:31 )

Date of Conference:

1985