By Topic

An integrated modular and standard cell VLSI design approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kasai, R. ; Nippon Telegraph and Telephone Public Corporation, Atsugi, Japan ; Fukami, K. ; Tansho, K. ; Kitazawa, H.
more authors

An advanced design method integrating different design approaches is proposed which can attain an optimized chip design within an acceptable turnaround time (TAT). Logic VLSI networks can be generally partitioned into data path logic, control logic, and on-chip memories. The data path logic is primarily realized by using repeatable structured general purpose function blocks, while the control logic is designed using standard cells or programmable logic arrays (PLA's), A cell library and powerful CAD programs are utilized to shorten the TAT. A CMOS 16-bit micro-computer is designed with this approach and compared with a fully automated standard cell chip. A gate density improvement of 30 percent is observed. A design effort of only 20 man-months is achieved.

Published in:

Electron Devices, IEEE Transactions on  (Volume:32 ,  Issue: 2 )