By Topic

Twin tub III - A third generation CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Agraz-Guerena, J. ; AT&T Bell Laboratories, Allentown, Pennsylvania ; Ashton, R.A. ; Bertram, W.J. ; Melin, R.C.
more authors

A third generation Twin-Tub (1, 2) CMOS Technology was developed using 1.75 µm lines/spaces and epitaxial substrates to suppress latch-up. The 5.0 volt transistor structures use a 250 A gate oxide, polycide gates, 0.55 µm Xjand 1.3 µm nominal channel lengths, n- and p-channel thresholds of 0.7 and -1.0 volts are obtained with a blanket boron ion implant. Long channel behavior and minimal threshold changes are obtained at geometries down to 0.9 µm channel length and 1.5 µm channel width. The time for linear threshold drift of 100 mv change extrapolates to > 1E5 hours for Vd < 5.5 V. This technology has been applied to the fabrication of the WETM32100 microprocessor and memory management chips (3, 4) and SRAM devices.

Published in:

Electron Devices Meeting, 1984 International  (Volume:30 )

Date of Conference:

1984