By Topic

Application of the lamp-annealing method to the n+-layer of WSix-gate self-aligned GaAs MESFET's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ohnishi, T. ; Fujitsu Laboratories Ltd., Atsugi, Japan ; Yamaguchi, Y. ; Inada, T. ; Yokoyama, N.
more authors

The electrical properties of the Si-implanted n+-layer and the WSix/n-GaAs Schottky contacts were investigated after lamp annealing at temperatures up to 1050°C in order to apply the lamp-annealing method to the source-drain n+-layer of WSix-gate self-aligned GaAs MESFET's. Experimental results show that WSix/n-GaAs Schottky contacts are not subjected to interfacial degradation at temperatures required for fully activating the n+-implanted dopant. It is demonstrated that this method is effective in improving FET performance at short gate lengths of 1.0 µm. About a 50- percent improvement in K-value was achieved compared to conventional furnace-annealed FET's. It is implied that this improvement is due to reduced short-channel effects.

Published in:

Electron Device Letters, IEEE  (Volume:5 ,  Issue: 10 )