By Topic

A submicron CMOS megabit level dynamic RAM technology using doped face trench capacitor cell

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Minegishi, K. ; Nippon Telegraph and Telephone Public Corporation, Kanagawa, Japan ; Nakajima, S. ; Miura, K. ; Harada, Katsuhiro
more authors

Process technologies for megabit level dynamic RAMs are presented emphasizing submicron channel length MOSFET characteristics and cell size reduction. N-well CMOS composed of 0.5µm n-and 0.9µm p-channel length MOSFETs are used for peripheral circuits which operate at 3V. A Trench capacitor of which face is doped with phosphorus (Doped Face Trench Capacitor) is utilized to increase a cell capacitance and to ground the cell plate. The feasibility of these technologies for megabit level dRAM are verified by a submicron 256K dRAM fabrication.

Published in:

Electron Devices Meeting, 1983 International  (Volume:29 )

Date of Conference: