By Topic

CMOS technology using SEG isolation technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Endo, N. ; NEC Corporation, Kawasaki, Japan ; Kasai, N. ; Ishitani, A. ; Kurogi, Y.

An advanced bulk CMOS process has been developed using SEG (Selective Epitaxial Growth) isolation technique and high impurity concentration substrate, in order to suppress latch-up phenomenon. CMOS devices are fabricated on epitiaxial layer, which is selectively grown over p-type silicon substrate surrounded by a 2 µm thick SiO2insulator, using a reduced pressure SiH2Cl2-H2-HCl system. P-channel devices are formed in an n-well, having 3 µm depth. The gate oxide is 20 nm thick. 400 nm thick phosphorus-doped polysilicon is used as a gate electrode. The transition region for autodoping from p+- substrate to the epitaxial layer is less than 1 µm. This isolation combined with low resistivity substrate is effective to reduce latch-up for CMOS circuits. Submicron gate CMOS operation is confirmed using SEG isolation technique.

Published in:

Electron Devices Meeting, 1983 International  (Volume:29 )

Date of Conference:

1983