By Topic

A GaAs monolithic frequency divider using source coupled FET Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Katsu, S. ; Matsushita Electronics Corporation, Osaka, Japan ; Nambu, S. ; Shimano, S. ; Kano, G.

A GaAs monolithic binary frequency divider based on the new source coupled FET logic (SCFL) is reported. A very wide range for the threshold voltage in the constituent FET's is allowable because in principle the SCFL operates in a current mode. A single-clocked SCFL master-slave frequency divider was successfully fabricated with 1µm-gate MESFET's with a threshold voltage ranging from -0.7 V to +0.2 V. The highest operating frequency was 2.5 GHz at the power consumption of 25 mW.

Published in:

Electron Device Letters, IEEE  (Volume:3 ,  Issue: 8 )