By Topic

CAPE-VLSI implementation of a systolic processor array: architecture, design and testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
N. D. Hemkumar ; Dept. of Electr. & Comput. Eng., Rice Univ., Houston, TX, USA ; K. Kota ; J. R. Cavallaro

The singular value decomposition (SVD) is an important matrix factorization used in a variety of applications. The SVD exhibits better numerical stability due to the insensitivity to ill-conditioning or rank deficiency of matrices. However, the SVD is computationally intensive. The CORDIC array processor element (CAPE) is a single chip VLSI implementation of a processor element for the Brent-Luk-VanLoan systolic array which computes the SVD of a real matrix. The array utilizes CORDIC (coordinate rotation digital computer) arithmetic to perform the vector rotations and inverse tangent calculations in hardware. A six-chip prototype of the processor has been implemented as TinyChips using the MOSIS fabrication service. Experienced gain from designing the prototype helped in the design of integrated single-chip version. The chip has been implemented on a 5600×6900 μ die in a 2 μ n-well scalable CMOS process

Published in:

University/Government/Industry Microelectronics Symposium, 1991. Proceedings., Ninth Biennial

Date of Conference:

12-14 Jun 1991