By Topic

Scaling properties of bipolar devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ning, T.H. ; IBM Thomas J. Watson Research Center, Yorktown Heights, New York ; Tang, D.D. ; Solomon, P.M.

The procedures for optimizing the vertical doping profile of bipolar transistors and for scaling bipolar switching circuits are discussed. A bipolar circuit remains optimized for power-delay operation in scaling if the relative contributions to the circuit delay of every capacitance and resistance component of the circuit are kept constant. This condition is realized only by coordinated reductions of both the vertical doping profiles and the horizontal dimensions and appropiately varying the current. As the base width is reduced in scaling, the emitter depth must be reduced proportionately to maintain base width control and reproducibility, and the base doping must be increased to avoid punch through. For emitters less than 200nm deep, the current gain is no longer determined by the base sheet resistance alone, but depends strongly on the emitter contact technology. Also, for base doping greater than about 5×1017cm-3, the effects of heavy doping in the base region as well as in the emitter region become important in determining the device characteristics.

Published in:

Electron Devices Meeting, 1980 International  (Volume:26 )

Date of Conference:

1980