By Topic

MOSFET designs and characteristics for high performance logic at micron dimensions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dennard, R.H. ; IBM Thomas J. Watson Research Center, Yorktown Heights, New York ; Gaenssler, F.H. ; Walker, E.J. ; Cook, P.W.

Micron dimension n-channel silicon gate MOSFET's optimized for high performance logic applications have been designed and characterized for both room temperature and liquid nitrogen temperature operation. Variation of threshold voltage with channel length and width are given for both enhancement and depletion devices. Layout groundrules for direct electron-beam pattern exposure using 1 µm minimum linewidth have been proved out in the fabrication of exploratory microprocessor circuitry. Tests on typical NOR logic circuits are described, including unloaded ring oscillators with delays down to 240 ps at room temperature and down to 100 ps at liquid nitrogen temperature.

Published in:

Electron Devices Meeting, 1978 International  (Volume:24 )

Date of Conference: