Selective ion implantation to reduce power consumption in MOS integrated circuits

A method of using implantation to reduce
k'
in selected MOS transistors on an LSI chip is described. An application of this technique is described where the power consumed in circuits such as memory cells is reduced without impairing other operating parameters.