By Topic

Some characteristics of nonvolatile CdSe thin-film memory transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yu, K.K. ; Westinghouse Electric Corporation, Pittsburgh, PA

Improvement on CdSe thin-film memory transistors was made by optimizing the deposition condition of aluminum interfacial dopant (IFD) between the two dielectric insulators of the gate. Threshold voltage window of the devices was optimized at IFD thickness of about 10 to 20 Å and was found to increase with IFD deposition rate. Charging speed of the optimized devices was improved by an order of magnitude over previously unoptimized devices.

Published in:

Electron Devices, IEEE Transactions on  (Volume:24 ,  Issue: 5 )