By Topic

Utilization of special architectures in support of parallel discrete event simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Overstreet, C.M. ; Dept. of Comput. Sci., Old Dominion Univ., Norfolk, VA, USA ; Paterra, F. ; Maly, K. ; Mukkamala, R.
more authors

The authors describe a project which is intended as a prototype study to demonstrate the effectiveness, as measured by execution speedup, of running parallel simulations on newly available high-performance but relatively low-cost multiple-processor architectures. The authors focus on performance problems related to the use of discrete event simulation as a tool for development of system designs, and they discuss important constraints in its use in this area. They briefly survey the high-performance architectures which can be used to speed up simulations, as well as the relationship of parallel simulation to general distributed systems issues, and they describe the model being implemented to evaluate the effectiveness of the architecture and processor synchronization technique that have been chosen

Published in:

Southeastcon '91., IEEE Proceedings of

Date of Conference:

7-10 Apr 1991