By Topic

Performance modeling of fault-tolerant systems using VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
E. D. Cutright ; Center for Semicustom Integrated Syst., Virginia Univ., Charlottesville, VA, USA ; R. Rao ; B. W. Johnson ; J. H. Aylor

The authors present a methodology which creates a single-path design environment based on a hardware description language (HDL). This methodology allows high-level performance modeling and, potentially, reliability modeling to be performed using the same HDL and simulation environment that is used to perform detailed design. In fact, the significant advantage of the approach is that the same modeling language and environment can be used from conceptual design to implementation, thus avoiding the need for translate among different CAD tools. The specific HDL used is the VHSIC (very-high-speed-integrated-circuit) hardware description language (VHDL). The authors illustrate the application of the methodology to fault-tolerant system design by modeling, simulating, and evaluating the performance of a multiprocessor system with the algorithm-to-architecture-mapping-model (ATAMM) management strategy being used for resource/task allocations

Published in:

Southeastcon '91., IEEE Proceedings of

Date of Conference:

7-10 Apr 1991